



## National Solar Technology Roadmap: Wafer-Silicon PV

Facilitator: *Bhushan Sopori*

Participants included:

*National Renewable Energy Laboratory*

*Sandia National Laboratories*

*U.S. Department of Energy*

*University and private-industry experts*

# DRAFT

## **NOTICE**

This report was prepared as an account of work sponsored by an agency of the United States government. Neither the United States government nor any agency thereof, nor any of their employees, makes any warranty, express or implied, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any information, apparatus, product, or process disclosed, or represents that its use would not infringe privately owned rights. Reference herein to any specific commercial product, process, or service by trade name, trademark, manufacturer, or otherwise does not necessarily constitute or imply its endorsement, recommendation, or favoring by the United States government or any agency thereof. The views and opinions of authors expressed herein do not necessarily state or reflect those of the United States government or any agency thereof.



## National Solar Technology Roadmap: Wafer-Silicon PV

### Scope

Silicon photovoltaic (PV) technologies are addressed in two different technology roadmaps: Wafer-Silicon PV and Film-Silicon PV. This Wafer-Silicon PV roadmap applies to all bulk-silicon-based PV technologies—including those based on Czochralski, multicrystalline, float-zone wafers, and melt-grown crystals that are 100  $\mu\text{m}$  or thicker, such as ribbons, sheet, or spherulitic silicon. Silicon feedstock issues and low-optical-concentration approaches are also addressed.

Thinner silicon-based films are addressed in the Film-Silicon PV roadmap, which focuses on silicon films on supporting substrates such as glass, polymer, aluminum, stainless steel, or metallurgical-grade silicon. Such devices typically use amorphous, nanocrystalline, fine-grained polycrystalline, or epitaxial silicon layers that are 1–20  $\mu\text{m}$  thick.

**Technology development stage:** Commercial volume production.

**Target applications:** Residential, commercial, and utility.

### Background

Wafer-silicon PV technologies are currently the dominant commercial PV technology by a huge margin, and they are likely to remain dominant for at least 10 more years (2017). Wafer-silicon PV offers one of the lowest costs in  $\$/\text{W}$  and levelized cost of energy (LCOE)  $\$/\text{kWh}$  for every application and has the best proven reliability. Moreover, there is considerable momentum behind wafer-silicon PV because it has the largest installed base and largest annual manufacturing capacity; as a result, the performance and cost are expected to continue to improve along the historic 81% learning curve. The current purified polysilicon feedstock shortage has recently driven up prices of the silicon substrate, which was already a major portion of the cell cost. But substrate prices are likely to recover in 2008 as additional feedstock manufacturing capacity comes on line. The increased cost of silicon has driven innovation in cell efficiencies, yield, and wafer thickness that will accelerate the move to a new, lower-cost baseline when the silicon feedstock price comes back down.

### Roadmap Overview

Wafer-silicon PV R&D is currently focused on achieving reduced cost in  $\$/\text{W}$  or  $\$/\text{kWh}$  through the following:

- Reduced materials cost, particularly the silicon substrate
- Increased conversion efficiency
- Improved manufacturing processes and higher throughput
- Improved reliability (reduced wafer breakage, tighter performance distributions)

Specific tasks include the following:

- Absorber
  - Research improved impurity and defect engineering.

## DRAFT VERSION

- Use thinner, larger-area wafers with more-efficient silicon utilization.
- Develop new surface and bulk passivation techniques.
- Cells and Contacts
  - Develop lower-cost, high-throughput cell processes that result in higher-efficiency devices.
  - Develop novel cell-contacting schemes.
  - Develop novel devices structures such as heterojunction cells.
  - Improve light-trapping and antireflection.
- Interconnects
  - Pursue innovations to improve manufacturability of cells and interconnects.
- Packaging
  - Pursue innovations to reduce optical losses.
  - Develop encapsulation materials that reduce module cost and maintain reliability.
  - Continue to refine accelerated life testing that predictably replicates failures seen in the field.
  - Develop low-concentration optics and associated changes to module design.
- Manufacturing
  - Accelerate the implementation of R&D progress into commercially available products.
  - Develop and implement in-line diagnostics.

### Metrics

Parameter	Present Status (2007)	Future Goal (2015)
Polysilicon	\$45–60/kg	\$20/kg
Wire sawing	\$0.25/W	\$0.15/W
Wafer size	~250 cm <sup>2</sup>	~400 cm <sup>2</sup>
Wafer thickness	200–250 μm	120 μm
Volume manufacturing	100–200 MW/yr plants	500 MW/yr plants
Automation	Partial	Complete
Efficiency, best lab cells	25%	27%
Efficiency, commercial modules	12%–18%	15%–21%
Module manufacturing cost	\$2/W (at \$30/kg)	\$1/W

**Identified Needs**

This roadmap is organized to show separately the priorities for High-Efficiency Single-Crystal and Low-Cost Multicrystalline Solar Cells. Some of the identified needs related to module manufacturing are common.

		University	Nat'l Lab			Industry		
			NREL	Sandia	Other	TPP	Incubator	Other
<b>High-Efficiency Single-Crystal Cells</b>								
<b>Need</b>	<b>Significance</b>							
1. Thinner wafers and processes	Silicon material represents the largest fraction of module cost. Thinner wafers can lower material cost and have potential to yield higher efficiency.	X	X			X	X	
2. Surface passivation	Lower surface recombination is needed to yield cell efficiencies > 25%.	X	X					
3. Light management for thin cells	Thinner cells need very effective light-trapping and reduced metallization shadowing.	X	X			X	X	
4. Low recombination contacts	High efficiencies require metallization schemes for low recombination contacts.	X	X			X	X	
5. Feedstock cost	Develop less-expensive methods to produce feedstock suitable for PV.					X	X	
<b>Low-Cost Multi-Crystal Cells</b>								
<b>Need</b>	<b>Significance</b>							
1. Bulk defect engineering & passivation	Identify performance-limiting mechanisms in cells made from current c-Si feedstock materials. It will provide a pathway to using lower-cost feedstock and higher efficiency on lower-cost cells.	X	X			X	X	
2. Thinner wafers & processing	Thinner wafers can lower material cost and have potential to yield higher efficiency. However, because wafer breakage increases steeply as the wafers become thinner, advanced techniques for wafer handling and “gentler processes” are needed.	X	X			X	X	
3. Solar-quality feedstock	Reduce cost of Si materials in cell without hurting efficiency.		X			X	X	
4. Light management – antireflective coating	Light management of the entire module is needed.	X	X			X	X	

DRAFT VERSION

5. Low-cost contacts	<p>Pathway to reducing metallization cost. Demonstrate low-cost metallization processes:</p> <ul style="list-style-type: none"> <li>- Lower shadowing and lower % Si-M contact-area</li> <li>- Maskless metallization</li> <li>- Newer metal schemes</li> <li>- Simultaneous front- and back-contact Formation</li> </ul>							
<b>Common Aspects of High-Efficiency Single-Crystal and Low-Cost Multi-Crystal Modules/Systems</b>								
<b>Need</b>	<b>Significance</b>							
1. Interconnects, packaging, reliability	Reduce cost of Si modules, BOS, and installation. The non-cell parts of the system are typically about half the total cost.			<b>x</b>		<b>x</b>	<b>x</b>	
2. Manufacturing diagnostics & process modeling	The optimization of efficiency and yield requires isolation and complete understanding of each process step. This can be achieved through diagnostics and process modeling.	<b>x</b>	<b>x</b>			<b>x</b>	<b>x</b>	
3. Reduced Si waste	Identify practical pathways for reducing the amount of Si needed per watt. Silicon material represents the largest fraction of module cost (~25%).	<b>x</b>	<b>x</b>			<b>x</b>	<b>x</b>	